

Schematics Change History

[illegible]

CAD Note:

Default component footprint is SMD 0402, Y5V, 5% type. Difference footprint show on schematics.

Property: BOM

I = Installed Part.

NI = Not Installed Part.

PROTO = PROTO Phase Only.

VP = Virtual Part.

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : CHANGE HISTORY













Pegatron Corp. **Engineer:** *Vlc_Chen*

Size	Project Name	Rev
------	--------------	-----

A3	IPMIP-DP	1.01
----	----------	------


PCH Buffer Mode







If support AMT, SLP_M#
will come with SLP_S5

If not support AMT, SLP_M#
will come with SLP_S3





Lynnfield/Clarkdale	
VCORE	-> 90A - 95(TBD)W
+1.1V_VTT	-> 30A(TBD) - 33W
+1.5V	Vddq -> 6A - 9W
+1.8V	Vccpll -> 1.35A - 2.43W

Intel Ibox Peak	
V_CPU_IO	-> <1mA - 1.1mW
+5V	V5REF -> <1mA - 5mW
+5V	V5REF_Sus -> <1mA - 5mW
+3.3V	Vcc3_3 -> 0.357A - 1.178W VccDAC -> 0.069A - 0.228W
+1.1V	VccDMI -> 0.065A - 0.07W
+1.05V	VccADPLL -> 0.075A - 0.079W VccADPLLb-> 0.075A - 0.079W VccCORE -> 1.629A - 1.71W VccIO -> 3.251A - 3.414W VccLAN -> 0.372A - 0.39W VccME -> 2.222A - 2.333W
+1.8V	VccqNAND -> 0.156A - 0.281W VccVRM -> 0.196A - 0.353W VccTX_LVDS -> 0.059A - 0.106W
+3P3V	VccALVDS -> <1mA - 3.3mW
+3P3VSB	VccRTC -> 2mA - 6.6mW VccSus3_3 -> 0.168A - 0.554W VccSusHDA -> 0.006A - 0.02W VccME3_3-> 0.086A - 0.284W

CLOCK- CK505	
+3P3V	-> 250mA - 0.825W
+VDD_IO (0.8V)	-> 80mA - 64mW

DDR3 DIMM (4) & Termination	
+1.5V_DAUL	VDD (S0, S1) -> 7.2 A - 10.8W VDD (S3) -> 712mA - 1.07W
SM_VTT(0.75V)	SM VTT (S0, S1) -> 0.83A - 0.623W

PCI Express x 1	
+12V	-> 0.5A - 6W
+3P3V	-> 3.0A - 9.9W
+3P3V_PCI	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW

PCI Express x 16	
+12V	-> 5.5A - 66W
+3P3V	-> 3.0A - 9.9W
+3P3V_PCI	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW

PCI SLOTS	
+12V	-> 0.5A - 6W
-12V	-> 0.1A - 1.2W
+5V	-> 5.0A - 25W
+3P3V	-> 7.6A - 25.08W
+3P3V_PCI	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW

INTEL 82578	
+3P3V_CL	-> 15.5mA (TBD) - 51.15mW
+1P8VSB_LAN	-> 300mA - 540mW
VCC_LAN (1.05V)	-> 300mA -315mW

S10 ITE-8721	
+5V	-> 1mA - 5mW
+3.3VSB	-> 2.4uA - 7.92uW
+3.3V	-> 2mA - 6.6mW

ALC888S Azalia Codec	
+5VSB	-> 0.6A - 3W
+3P3V	-> 0.4A - 1.32W

USB 12 PORTS	
+5V_DUAL	(S0, S1) -> 8.4A - 42W (S3) -> 0.336A - 1.68W

1394A	
+3P3V	-> mA - W

HDMI	
+3P3V	-> mA - mW
+2P5V_DVI	-> mA - mW

SATA 6 PORTS	
+5V	-> 0.975A - 4.875W
+12V	-> 0.9A - 10.8W

FAN	
+12V	-> 0.6A - 7.2W

PS2 KB/MS	
+5V_DUAL	(S0, S1) -> 0.345A - 1.73W (S3) -> 2mA - 10mW


SPI	
+3V	-> 30mA - 99mW

HDD	
+12V	-> 0.75A - 9.0W
+5V	-> 0.75A - 3.75W

CD ROM	
+12V	-> 0.75A - 9.0W
+5V	-> 0.75A - 3.75W

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON		Title : POWER DISTRIBUTION	
Pegatron Corp.		Engineer: Vic_Chen	
Size A3	Project Name IPMIP-DP	Rev 1.01	
Date: Tuesday, March 23, 2010	Sheet 6	of 68	



The data is not final

- t1>18ms
- t2>0ms
- t4>0ms
- t5>10ms
- t6>0ms
- t7>0ms
- t9>99ms
- t10<110ms
- t11>1RTCCLK
- t12>5ms
- t13:35~74RTCCLK
- t14<110ms

ICS9LRS4180AKLFT: 0610-0038000
SLG8SP424VTR: 0610-007D000



NOTE:

FSLC	FSLB	FSLA	CPU FREQ
0	0	1	133MHz
1	0	1	100MHz

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : ICS 4180/SLG 424

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMIP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 8 of 68

www.aitech1.ru






POWER ON CONFIGURATION (POC) TABLE


	FUNCTION	DEFAULT
VID0	MSI0	0
VID1	MSI1	1
VID2	MSI2	1
VID3	IMON CONFIG0	1
VID4	IMON CONFIG1	0
VID5	IMON CONFIG3	1
VID6	RESERVED	
VID7	VRD SELECT	LOW
PSI#	RESERVED	LOW

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : VID RES	
Pegatron Corp.		Engineer: Vic_Chen	
Size A3	Project Name IPMIP-DP	Rev 1.01	
Date: Wednesday, April 07, 2010		Sheet 9	of 68



NOTE:
For ECC DIMM




DDR_A


SOCKET_1156P

Rev 1.2

www.aitech1.ru



IP R1.02 added to reduce
The glitch.




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU 1160 + MEMORY - 1

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMP-IP

Date: Wednesday, April 07, 2010 Sheet 10 of 68





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU 1160 + MEMORY - 2

Pegatron Corp. Engineer: Vic_Chen

Size	Project Name	Rev
A3	IPMIP-DP	1.01

Date: Wednesday, April 07, 2010 Sheet 11 of 68




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU 1160 + MEMORY - 3

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMIP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 12 of 68









PEG CONFIG TABLE

CFG[0-5] All have internal P-U























CFG0	CFG1	CFG2	PCIE CONFIG
1	1	1	1 x 16
0	1	1	2 x 8

B	L	Description
CFG3	NORM	Reversal PEG Lane Reversal
CFG4	Disabled	Enabled DP Presence

CFG7 Engineering experiment
CFG15 Engineering experiment



NOTE:
Check clock source if CPU implemented



NOTE:
Check clock source if CPU
implemented

11 M_CHB_CLK1# >>> 63
11 M_CHB_CLK1# >>> 184
11 M_CHB_CLK0# >>> 185

11 M_CHB_CS#1 >>> 76
11 M_CHB_CS#0 >>> 193

11 M_CHB_CKE1 >>> 169
11 M_CHB_CKE0 >>> 50

11 M_CHB_BA2 >>> 50
11 M_CHB_BA1 >>> 192
11 M_CHB_BA0 >>> 71

8.16.49.57 SMB DATA_M >>> 238
8.16.49.57 SMB_CLK_M >>> 118
11 MB_ECC_CB[0..7] >>> 165

NOTE:
For ECC DIMM

MB_ECC_CB7 >>> 165
MB_ECC_CB6 >>> 164
MB_ECC_CB5 >>> 159
MB_ECC_CB4 >>> 158
MB_ECC_CB3 >>> 46
MB_ECC_CB2 >>> 45
MB_ECC_CB1 >>> 40
MB_ECC_CB0 >>> 39

237 SA1
117 SA0

73 WE#
192 RAS#
74 CAS#

77 ODT1
195 ODT0

10.16 DDR3_DRAMRST# >>> 168

11 M_CHB_DM7 >>> 161
11 M_CHB_DM6 >>> 230
11 M_CHB_DM5 >>> 231
11 M_CHB_DM4 >>> 221
11 M_CHB_DM3 >>> 222
11 M_CHB_DM2 >>> 212
11 M_CHB_DM1 >>> 213
11 M_CHB_DM0 >>> 203

11 M_CHB_DM7 >>> 162
11 M_CHB_DM6 >>> 230
11 M_CHB_DM5 >>> 231
11 M_CHB_DM4 >>> 221
11 M_CHB_DM3 >>> 222
11 M_CHB_DM2 >>> 212
11 M_CHB_DM1 >>> 213
11 M_CHB_DM0 >>> 203

11 M_CHB_DM7 >>> 162
11 M_CHB_DM6 >>> 230
11 M_CHB_DM5 >>> 231
11 M_CHB_DM4 >>> 221
11 M_CHB_DM3 >>> 222
11 M_CHB_DM2 >>> 212
11 M_CHB_DM1 >>> 213
11 M_CHB_DM0 >>> 203

NOTE:
For ECC DIMM

198 FREE1
187 FREE2
49 FREE3
48 FREE4

NC/ERR_OUT
NC/TEST4

DDR3_DIMM_240P

XMM3 COLOR: BLUE

XMM3A

M_CHB_MAA0 188
M_CHB_MAA1 181
M_CHB_MAA2 61
M_CHB_MAA3 180
M_CHB_MAA4 59
M_CHB_MAA5 58
M_CHB_MAA6 178
M_CHB_MAA7 56
M_CHB_MAA8 177
M_CHB_MAA9 175
M_CHB_MAA10 70
M_CHB_MAA11 55
M_CHB_MAA12 174
M_CHB_MAA13 196
M_CHB_MAA14 172
M_CHB_MAA15 171

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14
A15

DQ63
DQ62
DQ61
DQ60
DQ59
DQ58
DQ57
DQ56
DQ55
DQ54
DQ53
DQ52
DQ51
DQ50
DQ49
DQ48
DQ47
DQ46
DQ45
DQ44
DQ43
DQ42
DQ41
DQ40
DQ39
DQ38
DQ37
DQ36
DQ35
DQ34
DQ33
DQ32
DQ31
DQ30
DQ29
DQ28
DQ27
DQ26
DQ25
DQ24
DQ23
DQ22
DQ21
DQ20
DQ19
DQ18
DQ17
DQ16
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

CK1P/NU
CK1N/NU
CK0P
CK0N

CS1#
CS0#

CKE1
CKE0

BA2
BA1
BA0

SDA
SCL

MB_ECC_CB7 >>> 165
MB_ECC_CB6 >>> 164
MB_ECC_CB5 >>> 159
MB_ECC_CB4 >>> 158
MB_ECC_CB3 >>> 46
MB_ECC_CB2 >>> 45
MB_ECC_CB1 >>> 40
MB_ECC_CB0 >>> 39

237 SA1
117 SA0

73 WE#
192 RAS#
74 CAS#

77 ODT1
195 ODT0

10.16 DDR3_DRAMRST# >>> 168

DM8/DQS17P
NC/DQS17N
DM7/DQS16P
NC/DQS16N
DM6/DQS15P
NC/DQS15N
DM5/DQS14P
NC/DQS14N
DM4/DQS13P
NC/DQS13N
DM3/DQS12P
NC/DQS12N
DM2/DQS11P
NC/DQS11N
DM1/DQS10P
NC/DQS10N
DM0/DQS9P
NC/DQS9N
DM/DQS8P
NC/DQS8N

112
111
103
102
94
93
85
84
34
33
25
24
16
15
7
6

M_CHB_DQ57 11
M_CHB_DQ57# 11
M_CHB_DQ56 11
M_CHB_DQ56# 11
M_CHB_DQ55 11
M_CHB_DQ55# 11
M_CHB_DQ54 11
M_CHB_DQ54# 11
M_CHB_DQ53 11
M_CHB_DQ53# 11
M_CHB_DQ52 11
M_CHB_DQ52# 11
M_CHB_DQ51 11
M_CHB_DQ51# 11
M_CHB_DQ50 11
M_CHB_DQ50# 11

RESERVED

FREE1
FREE2
FREE3
FREE4

NC/ERR_OUT
NC/TEST4

DDR3_DIMM_240P

XMM4 COLOR: BLACK

XMM4A

M_CHB_MAA0 188
M_CHB_MAA1 181
M_CHB_MAA2 61
M_CHB_MAA3 180
M_CHB_MAA4 59
M_CHB_MAA5 58
M_CHB_MAA6 178
M_CHB_MAA7 56
M_CHB_MAA8 177
M_CHB_MAA9 175
M_CHB_MAA10 70
M_CHB_MAA11 55
M_CHB_MAA12 174
M_CHB_MAA13 196
M_CHB_MAA14 172
M_CHB_MAA15 171

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14
A15

DQ63
DQ62
DQ61
DQ60
DQ59
DQ58
DQ57
DQ56
DQ55
DQ54
DQ53
DQ52
DQ51
DQ50
DQ49
DQ48
DQ47
DQ46
DQ45
DQ44
DQ43
DQ42
DQ41
DQ40
DQ39
DQ38
DQ37
DQ36
DQ35
DQ34
DQ33
DQ32
DQ31
DQ30
DQ29
DQ28
DQ27
DQ26
DQ25
DQ24
DQ23
DQ22
DQ21
DQ20
DQ19
DQ18
DQ17
DQ16
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

CK1P/NU
CK1N/NU
CK0P
CK0N

CS1#
CS0#

CKE1
CKE0

BA2
BA1
BA0

SDA
SCL

MB_ECC_CB7 >>> 165
MB_ECC_CB6 >>> 164
MB_ECC_CB5 >>> 159
MB_ECC_CB4 >>> 158
MB_ECC_CB3 >>> 46
MB_ECC_CB2 >>> 45
MB_ECC_CB1 >>> 40
MB_ECC_CB0 >>> 39

237 SA1
117 SA0

73 WE#
192 RAS#
74 CAS#

77 ODT1
195 ODT0

10.16 DDR3_DRAMRST# >>> 168

DM8/DQS17P
NC/DQS17N
DM7/DQS16P
NC/DQS16N
DM6/DQS15P
NC/DQS15N
DM5/DQS14P
NC/DQS14N
DM4/DQS13P
NC/DQS13N
DM3/DQS12P
NC/DQS12N
DM2/DQS11P
NC/DQS11N
DM1/DQS10P
NC/DQS10N
DM0/DQS9P
NC/DQS9N
DM/DQS8P
NC/DQS8N

112
111
103
102
94
93
85
84
34
33
25
24
16
15
7
6

M_CHB_DQ57 11
M_CHB_DQ57# 11
M_CHB_DQ56 11
M_CHB_DQ56# 11
M_CHB_DQ55 11
M_CHB_DQ55# 11
M_CHB_DQ54 11
M_CHB_DQ54# 11
M_CHB_DQ53 11
M_CHB_DQ53# 11
M_CHB_DQ52 11
M_CHB_DQ52# 11
M_CHB_DQ51 11
M_CHB_DQ51# 11
M_CHB_DQ50 11
M_CHB_DQ50# 11

RESERVED

FREE1
FREE2
FREE3
FREE4

NC/ERR_OUT
NC/TEST4

DDR3_DIMM_240P

M_CHB_DQ[0..63] 11
M_CHB_MAA[0..15] 11

+SM_VTT

D3CB9
4.7UF/6.3V
X5R 10%
mx_c0805

D3CB10
0.1UF/16V
X7R 10%

+1P5V_DUAL

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

XMM3B

VDD10
VDD9
VDD8
VDD7
VDD6
VDD5
VDD4
VDD3
VDD2
VDD1
VDD0

197
194
191
189
186
183
182
179
176
173
170
239
235
232
229
226
223
220
217
214
211
208
205
202
199
196
193
190
187
184
181
178
175
172
169
166
163
160
157
154
151
148
145
142
139
136
133
130
127
124
121
118
115
112
109
106
103
100
97
94
91
88
85
82
79
76
73
70
67
64
61
58
55
52
49
46
43
40
37
34
31
28
25
22
19
16
13
10
7
4
1

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

DDR3_DIMM_240P

XMM4B

VDD10
VDD9
VDD8
VDD7
VDD6
VDD5
VDD4
VDD3
VDD2
VDD1
VDD0

197
194
191
189
186
183
182
179
176
173
170
239
235
232
229
226
223
220
217
214
211
208
205
202
199
196
193
190
187
184
181
178
175
172
169
166
163
160
157
154
151
148
145
142
139
136
133
130
127
124
121
118
115
112
109
106
103
100
97
94
91
88
85
82
79
76
73
70
67
64
61
58
55
52
49
46
43
40
37
34
31
28
25
22
19
16
13
10
7
4
1

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

113
110
107
104
101
98
95
92
89
86
83
80
77
74
71
68
65
62
59
56
53
50
47
44
41
38
35
32
29
26
23
20
17
14
11
8
5
2

DDR3_DIMM_240P



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : DDR3 CHANNEL B

Pegatron Corp. Engineer: Vic_Chen




Size A3 Project Name IPMIP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 17 of 68




NOTE:

DIMM Placement for different platform



TOP SIDE VIEW



BOTTOM SIDE VIEW

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **DDR3 DECOUPLING**

Pegatron Corp. Engineer: **Vic_Chen**

Size A3 Project Name **IPMIP-DP** Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 18 of 68




Strap

(GNT0#~GNT3# have IPU)

GNT3#	0	TOP Block SWAP
GNT3#	1	Normal (Default)

GNT2#	0	ESI mode (Server Only)
GNT2#	1	DMI (Default)

GNT1#	GNT0#	BOOT BIOS
1	0	RESERVED
0	1	PCI
1	1	SPI
0	0	LPC





18,38,39,40,41,49,50 SMB_CLK_R
18,38,39,40,41,49,50 SMB_DATA_R

36 SML0_LAN_CLK
36 SML0_LAN_DATA



CRB R1.0 (page.39) suggests that don't change it to 0402 package type



Strap

SPI_MOSI (IPD)	0	Disable ITPM (Default)
SPI_MOSI (IPD)	1	Enable ITPM




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : INTEL_PCH - 1

Pegatron Corp. Engineer: Vic_Chen

Size	Project Name	Rev
A3	IPMIP-DP	1.01

Date: Thursday, April 08, 2010 Sheet 19 of 68



Feature Set	SKU				
	Q57	H57	H55	P55	P57
PCI Express 2.0	8	8	6	8	8
USB 2.0	14	14	12	14	14
SATA	6	6	6	6	6
HDMI/DVI/VGA/SDVO/DisplayPort	YES	YES	YES	NO	NO

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **INTEL_PCH - 2**

Pegatron Corp. Engineer: **Vic_Chen**

Size A3 Project Name **IPMIP-DP** Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 20 of 68

Install SR32, SR68, NI SR26 if M3 support
Install SR26, SR68, NI SR32 if no M3 support



NOTE:
THE TRACES TOGETHER CLOSE TO
PINS WITH LENGTH NO LONGER THAN
200 MILS TO RESISTOR

NOTE:
INIT3_3V# is reserved
for Strap cpu output
stronger if low.


NOTE:
Check if Signal A20GATE, KBDRST#, SERIRQ have a PU resistor in SIO side

NOTE: EDS_Rev2_1 add H55 AHCI support.					
Feature Set	SKU				
	Q57	H57	H55	P55	P57
LVDS	NO	NO	NO	NO	NO
PAVP 1.5	YES	YES	YES	NO	NO
FIS Based Port Multiplier Support	YES	YES	NO	YES	YES
QST	YES	YES	YES	NO	YES
Braidwood	YES	YES	NO	NO	YES
Coral Harbor	NO	NO	NO	NO	YES
AHCI	YES	YES	YES	YES	YES
Raid 0/1/5/10	YES	YES	NO	YES	YES
Ignition ME FW only	NO	NO	NO	YES	NO
AT-p	YES	NO	NO	NO	NO
iAMT 6.0	YES	NO	NO	NO	NO
IRPA for Business	YES	NO	NO	NO	NO
IRPA for Consumer	NO	YES	NO	NO	NO
IRWT	NO	YES	YES	NO	NO

PEGATRON Title : INTEL_PCH-3

Size A3	Project Name IPMIP-DP	Rev 1.01
-------------------	---------------------------------	--------------------


NOTE:
Internal Pull-up in PCH




Strap

AZ_DATA_OUT (IPD)	0	1
0	USING CORE POWER FOR NAND FLASH	USING EPW POWER FOR NAND FLASH

AZ_SYNC (IPD)	0	1
0	OnDie PLL VR USE 1.8V SUPPLY	OnDie PLL VR USE 1.5V SUPPLY



NOTE:
Install for non-Intel LAN support




Strap

INTVRMEN	0	1
0	Disable intergrated 1.05V VRM for GbE	Enable (Default)

Strap

SPKR (IPD)	0	1
0	Disable No-reboot option	Enable No-reboot option

SR87 NI for power sequence t237




GPIO33	ME update
1-2	OVERRIDE
2-3	DEFAULT

JE50:23



Strap

GPIO8 (IPU)	0	1
0	Chip ENABLE	Chip DISABLE
GPIO15 (IPD)	0	1
0	TLS CONFIDENTIALITY DISABLE	TLS CONFIDENTIALITY ENABLE
GPIO27 (IPU)	0	1
0	OnDie PLL VccVRM DISABLE	OnDie PLL VccVRM ENABLE
GPIO33	0	1
0	Flash descriptor overriden	Flash descriptor in effect




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : INTEL_PCH - 4

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMIP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 22 of 68



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **INTEL_PCH - 5**

Pegatron Corp. Engineer: **Vic_Chen**

Size	Project Name	Rev
A3	IPMIP-DP	1.01

Date: Wednesday, April 07, 2010 Sheet 23 of 68

Place SCB45 close to
SU1.AJ18 for EMI issue



NOTE :	SR102	SR103
USE INTEL LAN	NI	I
NON-INTEL LAN	I	NI


NOTE:
MOW WW08 recommand to reserved SCB43.

PEGATRON Title : INTEL_PCH-8


Size	Project Name	Rev
A3	IPMIP-DP	1.01


Date: Tuesday, March 23, 2010 Sheet 26 of 68




www.aitech1.ru



NOTE:
BOM option depend on thermal result







www.aitech1.ru

NOTE:

PCIE X16	PCIE_B4	SEL (MUX)	DDC_EN# (Level Shifter)	OE_EN# (Level Shifter)	Function
Plugged	LOW	LOW	LOW	HI	PCIE x16
Unplugged	HI	HI	HI	LOW	DVI , HDMI

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : DVI Control


Pegatron Corp. Engineer: Vic_Chen

Size A3	Project Name IPMIP-DP	Rev 1.01
------------	--------------------------	-------------

Date: Wednesday, April 07, 2010 Sheet 29 of 68

CH7318: 02G480001000
ASM1442: 022U-0004000

MU5



NOTE: Pericom PI3VDP411LS

Pin 3, 4, 6, 10, 34, and 35 are internal 100K ohm pull-up


OC_3 (Pin10)	OC_2 (Pin6)	OC_1 (Pin4)	OC_0 (Pin3)	Vswing (mV)	Pre/Deemphasis
0	0	0	0	500	0
0	0	0	1	600	0
0	0	1	0	750	0
0	0	1	1	1000	0
0	1	0	0	500	0
0	1	0	1	500	1.5dB
0	1	1	0	500	3.5dB
0	1	1	1	500	6dB
1	0	0	0	400	0
1	0	0	1	400	3.5dB
1	0	1	0	400	6dB
1	0	1	1	400	9dB
1	1	0	0	1000	0
1	1	0	1	1000	-3.5dB
1	1	1	0	1000	-6dB
1	1	1	1	1000	-9dB

NOTE: Pericom PI3VDP411LS

EQ0 (Pin34)	EQ1 (Pin35)	Equalization (dB)
0	0	3
0	1	7.2
1	0	10
1	1	12

NOTE:

OE*	IN_D Termination	OUT_D Outputs
1	Hi-Z	Hi-Z
0	50ohm	Active



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : DVI Level shifter

Pegatron Corp. Engineer: Vic_Chen

Size A3	Project Name IPMIP-DP	Rev 1.01
------------	--------------------------	-------------

Date: Wednesday, April 07, 2010 Sheet 30 of 68

Display Port to HDMI/DVI Dongle control




PEGATRON DT-MB RESTRICTED SECRET



PEGATRON Title : DP DONGLE

Pegatron Corp. Engineer: Vic_Chen

Size A3	Project Name IPMIP-DP	Rev 1.01
------------	--------------------------	-------------


Date: Wednesday, April 07, 2010 Sheet 33 of 68







www.aitech1.ru

E-SATA + Dual USB CONNECTOR





PCI EXPRESS X16 Graphics Card Slot



PEGATRON DT-MB RESTRICTED SECRET




PEGATRON Title : PCI EXPRESS X16

Pegatron Corp. Engineer: **Vic Chen**

Size A3 Project Name **IPMIP-DP** Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 38 of 68

PCI Express x1 SLOT




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCI EXPRESS X1

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMIP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 39 of 68



PEGATRON Title : **PCI1 SLOT**


Pegatron Corp. Engineer: *Vlc_Chen*

Size A3	Project Name IPMIP-DP	Rev 1.01
------------	---------------------------------	-------------

Date: **Wednesday, April 07, 2010** Sheet **41** of **68**

For some power supply , +5VSB
drop before +12V when AC
power out (S0 --> G3) , +12V
will current back to +5VSB
If your power supply has this
sequence issue , please
install AD48 instead of AQ1





Please noite:
AZ_BITCLK need add
a serial res(22 ohm)
near SB side



Date: Wednesday, April 07, 2010 Sheet 42 of 68

Azalia Rear Audio Connector

IPMIP-GS R1.01 Change port








PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : REAR AUDIO CONN.

Pegatron Corp.

Engineer: Vic_Chen


Size	Project Name	Rev
A3	IPMIP-DP	1.01
Date: Wednesday, April 07, 2010	Sheet 44 of 68	





www.aitech1.ru


SATA CONNECTOR FOR CPC



**SATA CONTROLLER #1
(PRIMARY MASTER)
COLOR = RED**

**SATA CONTROLLER #1
(PRIMARY MASTER)
COLOR = RED**

**SATA CONTROLLER #2
(PRIMARY MASTER)
COLOR = RED**



**SATA CONTROLLER #1
(SECONDARY MASTER)
COLOR = RED**

**SATA CONTROLLER #1
(SECONDARY MASTER)
COLOR = RED**

Pin49:
System clock input: 24/48
MHz

Pin 39: SERIRQ
Please check if SB side already
have a pull-up resistor!

22.50 LAD0
22.50 LAD1
22.50 LAD2
22.50 LAD3
22.50 LFRAME#
22 LDRO0#
24 CK_30M_SIO
21.50 SERIRQ
8 CK_48M_SIO

34 KBCLK
34 KBDATA
34 MSCLK
34 MSDATA
21 RST_KB#
21 A20GATE

56 DCD1#
56 RI1#
56 CTS1#
56 DTR1#
56 RTS1#
56 DSR1#
56 TXD1
56 RXD1

55 XSTB#
55 XAFD#
55 ERROR#
55 ACK#
55 BUSY
55 PE
55 SLCT
55 XPD0
55 XPD1
55 XPD2
55 XPD3
55 XPD4
55 XPD5
55 XPD6
55 XPD7
55 XSLIN#
55 XINIT#

108 SMBD_M/STB#/GP87
107 SMBD_R/AFD#/GP86
106 ERR#
103 ACK#/GP83
102 BUSY/GP82
101 PE/GP81
100 SLCT/GP80
109 PD0/GP70
110 PD1/GP71
111 BUSSIO/PD2/GP72
112 BUSSIO1/PD3/GP73
113 BUSSIO2/PD4/GP74
114 BUSSIO0/PD5/GP75
115 BUSSIO1/PD6/GP76
116 BUSSIO2/PD7/GP77
104 SMBD_R/SLIN#/GP84
105 SMBD_M/INIT#/GP85

41 LAD0
42 LAD1
43 LAD2
44 LAD3
40 LFRAME#
38 LDRO#
37 LFRAME#
47 LFRAME#
39 SERIRQ
49 CKIN


80 KDAT/GP61
81 KCLK/GP60
82 MDAT/GP57
83 MCLK/GP56
45 KRST#/GP62
46 GA20/JP5


127 DCD1#
128 RI1#
126 CTS1#
122 DTR1#/JP4
123 RTS1#
124 DSR1#
125 SOUT1/JP3
SIN1

26 DCD2#
28 RI2#
27 CTS2#
29 DTR2#
23 FAN_TACS/RTS2#/GP24
22 FAN_TACA/DSR2#/GP25
21 SOUT2/GP26
20 SIN2/GP27

O2U1A

IT8721F





	O2R21	O2R25	AC power loss function
1	NI	I	Controlled by SIO
2	I	NI	Controlled by SB(Bypass)

SM BUS Control

To PCH, PCI, and PCIE Slot



18,19,38,39,40,41,50 SMB_DATA_R

18,19,38,39,40,41,50 SMB_CLK_R

To Clock Gen, DIMMs, and ITP Debug Port


SMB_DATA_M 8,16,17,57

SMB_CLK_M 8,16,17,57





www.aitech1.ru

SPI BIOS ROM - 64Mbit



IPMIP-GS Change SPI to 64Mb
64Mb: 05X00Z2GE330
32Mb: 05X00Z2FC330
16Mb: 05X00Z2EA330




PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **SPI FLASH - 8M**

Pegatron Corp. Engineer: **Vic_Chen**

Size	Project Name	Rev
A3	IPMIP-DP	1.01



Date: **Wednesday, April 07, 2010** Sheet **49** of **68**





BOTTOM SIDE VIEW

TOP SIDE VIEW



NOTE:

TPM_BASE_ADDR	I/O SPACE
0	2E
1	4E

NOTE:

PP Have internal PULL-DOWN


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **SATA2 & TPM/TCM**


Pegatron Corp. Engineer: **Vic_Chen**

Size A3 Project Name **IPMIP-DP** Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 50 of 68





TOP SIDE VIEW



BOTTOM SIDE VIEW


CPU FAN
COLOR: WHITE
W/POST

P70
WAFER_HD_4P




TOP SIDE VIEW

3 & 4 PIN CO-LAYOUT Circuit (Default 3 pin fan)



BOTTOM SIDE VIEW



TOP SIDE VIEW


3 PIN FAN
COLOR: RED
W/POST

3 PIN FAN
COLOR: RED
W/POST

P72
WAFER_HD_4P

4 PIN FAN
COLOR: WHITE
W/POST

P82
WAFER_HD_3P






PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : 4-PIN FAN CONN


Pegatron Corp.		Engineer: Vic_Chen	
Size A3	Project Name	IPMIP-DP	
Date: Thursday, April 08, 2010	Sheet 51	of 68	
Rev 1.01			

+5VSB : GREEN




HPD CONTROL PANEL / LED CIRCUITRY

www.aitech1.ru




FRONT POWER LED COLOR SUPPORT	O3Q1	O3R2			
SINGLE COLOR	NI	NI			
DUAL COLOR	I	I			




External RTC Circuitry

CLEAR CMOS & PASSWORD



www.aitech1.ru



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : RTC / CMOS / KBMS

Pegatron Corp. Engineer: Vic_Chen


Size A3 Project Name IPMIP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 53 of 68

RSMRST CIRCUIT



www.aitech1.ru



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : RSMRST CIRCUIT

Pegatron Corp. Engineer: Vic Chen


Size A3 Project Name IPMP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 54 of 68


INTEL LGA-775 PROCESSOR ITP DEBUG PORT



HRS/DF9C-31S-1V(22)
PCB FOOTPRINT



HRS/DF9C-31S-1V(22)
TOP SIDE VIEW



ASUS P/N: 12G161300310 => HRS/DF9C-31S-1V(22)

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU ITP Debug CONN

Pegatron Corp. Engineer: Vic_Chen


Size A3 Project Name IPMIP-DP Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 57 of 68

ATX POWER_24P SUPPLY CONNECTOR

NOTE:

ATX_PWRGD internal pull high in PSU





All of the Caps Around the ATX Power Connector



PCB

PCB38
IPMIP-GS R1.00 RED
08M1-0UX0200

VRM POWER_4P SUPPLY CONNECTOR




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **ATX POWER**

Pegatron Corp. Engineer: **Vic_Chen**

Size A3 Project Name **IPMIP-DP** Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 58 of 68



www.aitech1.ru

EXPOSED PAD AREA 5.2x5.2 mm

connect to the GND through 16 Vias uniformly distributed


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VCORE CONTROLLER

Pegatron Corp. Engineer: Michael Lee

Size A3 Project Name IPMIP-DP

Date: Wednesday, April 07, 2010 Sheet 59 of 68




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VCORE DRIVER-1


Pegatron Corp. Engineer: Michael Lee

Size A3	Project Name IPMIP-DP	Rev 1.01
------------	---------------------------------	-------------

Date: Wednesday, April 07, 2010 Sheet 60 of 68



www.aitech1.ru



+CPU Vcore OUTPUT CAPs

PEGATRON DT-MB RESTRICTED SECRET



PEGATRON Title : Vcore DRIVER-2

Pegatron Corp. Engineer: Michael Lee

Size A3 Project Name IPMIP-DP

Date: Wednesday, April 07, 2010 Sheet 61 of 68

Rev 1.01




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **VAGX DRIVER**


Pegatron Corp. Engineer: **Michael Lee**

Size A3	Project Name IPMIP-DP	Rev 1.01
Date: Wednesday, April 07, 2010	Sheet 63 of 68	



+1P1V_VTT(1.1V)
Imax=30A

$I_{max}=19.628A$



R1.01 add for PCH CORE LVR CONTROL

+1P05V_PCH
I_{max}=5.598A

Install for AMT support

I_{max}=1.84A

Install for AMT support

+1P05V_ME

F_{sw} = 500KHz

I_{max}=2.222A

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title :+1P05V_PCH & +1P05V_ME

Pegatron Corp.

Engineer: Michael Lee



Size A3 Project Name

IPMIP-DP

Date: Wednesday, April 07, 2010


Sheet 66 of 68

Rev 1.01




+1P5V_DUAL ==> +0P75V_VTT_DDR

$I_{max}=0.83A$



4/28 MODIFY

+5VSB ==> +3P3VSB....3.44A



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title: **+0P75V_VTT_ & +1P8V_SFR**

Pegatron Corp. Engineer: **Michael Lee**

Size A3	Project Name IPMIP-DP	Rev 1.01
------------	---------------------------------	-------------

Date: Thursday, April 01, 2010 Sheet 68 of 68